



# **Release Notes for ADuCM4x50 Device Family Pack 3.3.0**

# Contents

1	Introduction	4
2	Release Notes for ADuCM4x50 Device Family Pack 3.3.0	5
2.1	Differences between version 3.3.0 and prior versions.	5
2.1.1	Processor Files	5
2.1.2	System Files	5
2.1.3	FreeRTOS	5
2.1.4	uC/OS-III	5
2.1.5	ADC	5
2.1.6	Flash Controller	5
2.1.7	I2C	5
2.1.8	PWR	6
2.1.9	SPI	6
2.1.10	UART	6
3	Release Notes for ADuCM4x50 Device Family Pack 3.2.0	7
3.1	Differences between version 3.2.0 and prior versions.	7
3.1.1	ADC	7
3.1.2	Crypto	7
3.1.3	RTC	7
3.1.4	SPI	8
3.1.5	TMR	8
3.1.6	UART	8
3.1.7	Vector Table	8
4	Release Notes for ADuCM4x50 Device Family Pack 3.1.2	9
4.1	Differences between version 3.1.2 and prior versions	9
4.1.1	Silicon Revision	9
4.1.2	GPIO	9
4.1.3	PWR Driver	9
4.1.4	RTC Driver	9
4.1.5	RTOS	10
4.1.6	UART Driver	10
5	Release Notes for ADuCM4x50 Device Family Pack 3.1.0	11
5.1	Differences between version 3.1.0 and prior versions	11
5.2	Required Software	11
5.2.1	Keil uVision	11
5.2.2	CrossCore Embedded Studio	11
5.2.3	IAR Embedded Workbench	11
5.3	Release Testing	12
5.3.1	Keil uVision	12
5.3.2	CrossCore Embedded Studio	12
5.3.3	IAR Embedded Workbench	12

5.3.4	License Checking	13
5.4	Release Content	13
5.4.1	Source files for device family drivers	13
5.4.2	Location	13
5.4.3	Device Driver Thread Safety	14
5.4.4	Contacting Technical Support	14
5.4.5	Examples	15
5.5	Known Issues	15

# 1 Introduction

Thank you for installing the ADuCM4x50 Device Family Pack (DFP). This document describes the changes for the ADuCM4x50 Device Family Pack 3.3.0 ADuCM4x50 Device Family Pack 3.3.0 is supported in Keil uVision, CrossCore Embedded Studio® (CCES) and IAR Embedded Workbench.

**This product is subject to control under the US Export Regulation. The Export Control Classification Number (ECCN) is 5D002 (unrestricted).**

## 2 Release Notes for ADuCM4x50 Device Family Pack 3.3.0

### 2.1 Differences between version 3.3.0 and prior versions.

#### 2.1.1 Processor Files

Protect against risks of macro redefinitions in processor files.

#### 2.1.2 System Files

File system\_ADuCM4050.c updated to enable/disable bus error on CRC error by default and to enable SRAM parity by default. (Both disable by default.)

#### 2.1.3 FreeRTOS

RTOS macros for critical section redefined to properly disable interrupts.

#### 2.1.4 uC/OS-III

Support to disable SEM\_DELETE using macro OS\_CFG\_SEM\_DEL\_EN added

#### 2.1.5 ADC

ADC API extended with function adi\_adc\_EnableIRQ to enable/disable interrupts.

#### 2.1.6 Flash Controller

Different flash controller macros, e.g. ADI\_FEE\_NUM\_INSTANCES, FEE\_FLASH\_SIZE, FEE\_BLOCK\_SHIFT, FEE\_MAX\_NUM\_PAGES, etc. now located in adi\_flash.h

#### 2.1.7 I2C

Support for bus clear operation added:

- Configuration parameters extended with ADI\_I2C\_CFG\_MCTL\_BUSCLR and ADI\_I2C\_CFG\_MCTL\_STOPBUSCLR to configure the I2C with a default behavior.
- Function adi\_i2c\_SetBusClear added to dynamically set/clear the BUSCLR and STOPBUSCLR bits.

Incomplete Rx Transmission detection added.

### **2.1.8 PWR**

Function `adi_pwr_EnableClockSource` returns an error if a call to `adi_gpio_InputEnable` fails.

Function `adi_pwr_ExitLowPowerMode` clears the `PWRMOD` register along with bits `SLEEPONEXIT` and `SLEEPDEEP` in `SCR` register when exiting low power modes.

### **2.1.9 SPI**

SPI DMA interrupt handling simplified and improved to handle Tx bytes number > Rx bytes number.

SPI configuration macros `ADI_SPI_TRAP_RXOVR` and `ADI_SPI_TRAP_TXUNDR` introduced to enable/disable `R XOVR` and `TXUNDR` error detection in SPI interrupt handlers. (Enable by default.)

### **2.1.10 UART**

Macro guarded Rx Buffer extension to help users' callback functions to pad the Rx buffer when the number of bytes received is not a multiple of the number of bytes that triggers an interrupt.

Macro guarded Rx Buffer fast draining extension added.

Data transfer mode set to none when flushing Tx buffers.

## 3 Release Notes for ADuCM4x50 Device Family Pack 3.2.0

### 3.1 Differences between version 3.2.0 and prior versions.

#### 3.1.1 ADC

Documentation for SetAcquisitionTime function improved.

#### 3.1.2 Crypto

The crypto driver has been made common to ADuCM302x and ADuCM4x50 families.

Allow 0-length input data for CCM mode.

#### 3.1.3 RTC

Adding pend before write and sync after write for RTC registers that require it in rtc\_init, and remove obsolete comments.

Proper support for function adi\_rtc\_SetAutoReloadValue on ADuCM4x50 implemented.

Support to dynamically configure the input capture overwrite enable feature.

Function adi\_rtc\_SetAlarmRegs added.

Function adi\_rtc\_SetSensorStrobeChannelMask now preserves previous settings.

Proper RTC interrupts support for both ADuCM302x and ADuCM4x50.

Missing RTC static configuration added: RTC1\_CFG\_CR5SSS\_OC1SMPEN, RTC1\_CFG\_CR5SSS\_OC1SMPMTCHIRQEN, RTC1\_CFG\_CR5SSS\_OC2SMPEN, RTC1\_CFG\_CR5SSS\_OC2SMPMTCHIRQEN, RTC1\_CFG\_CR5SSS\_OC3SMPEN, RTC1\_CFG\_CR5SSS\_OC3SMPMTCHIRQEN, RTC1\_CFG\_CR6SSS\_OC1SMPONFE, RTC1\_CFG\_CR6SSS\_OC1SMPONRE, RTC1\_CFG\_CR6SSS\_OC2SMPONFE, RTC1\_CFG\_CR6SSS\_OC2SMPONRE, RTC1\_CFG\_CR6SSS\_OC3SMPONFE, RTC1\_CFG\_CR6SSS\_OC3SMPONRE, RTC1\_CFG\_CR7SSS\_OC1SMPEXP, RTC1\_CFG\_CR7SSS\_OC1SMPPTRN, RTC1\_CFG\_CR7SSS\_OC2SMPEXP, RTC1\_CFG\_CR7SSS\_OC2SMPPTRN, RTC1\_CFG\_CR7SSS\_OC3SMPEXP, RTC1\_CFG\_CR7SSS\_OC3SMPPTRN, RTC1\_CFG\_GPMUX0\_OC1GPIN0SEL, RTC1\_CFG\_GPMUX0\_OC1GPIN1SEL, RTC1\_CFG\_GPMUX0\_OC1GPIN2SEL, RTC1\_CFG\_GPMUX0\_OC2GPIN0SEL, RTC1\_CFG\_GPMUX0\_OC2GPIN1SEL, RTC1\_CFG\_GPMUX0\_OC2GPIN2SEL, RTC1\_CFG\_GPMUX1\_OC2GPIN2SEL, RTC1\_CFG\_GPMUX1\_OC3GPIN0SEL, RTC1\_CFG\_GPMUX1\_OC3GPIN1SEL, RTC1\_CFG\_GPMUX1\_OC3GPIN2SEL, RTC1\_CFG\_GPMUX1\_OC1DIFFOUT, RTC1\_CFG\_GPMUX1\_OC3DIFFOUT.

Function `adi_rtc_GetInputCaptureValueEx` added to read RTC1 snapshots value triggered by Input Channel 0.

New functions have been added to help decoupling (1) setting the alarm registers from (2) synchronizing after writing the alarm registers. The added functions, `adi_rtc_SetAlarmAsync`, `adi_rtc_SetAlarmRegsAsync` and `adi_rtc_SyncAlarm`, bring the same functionality as `adi_rtc_SetAlarm` and `adi_rtc_SetAlarmRegs`, with the benefit of executing more code before waiting for synchronization.

Eliminate compilation failures for processors sharing the source with ADuCM4x50.

Mask for RTC 'wait before write'/'pend after write' bits corrected.

RTC `SYNC_AFTER_WRITE` macro now waits for all the monitored bits to be set, not just one. `ALARM2` should also be monitored when it's written.

In addition, `adi_rtc_Open` cannot use disabled macros `WAIT_BEFORE_WRITE` and `SYNC_AFTER_WRITE`; the sequence of write accesses to RTC registers require the use of `ALWAYS_WAIT_BEFORE_WRITE` and `ALWAYS_SYNC_AFTER_WRITE`.

### **3.1.4 SPI**

The SPI driver can now set the TIM bit for DMA transactions if `TxBytes != 0`.

### **3.1.5 TMR**

Obsolete comments have been removed from configuration file `adi_tmr_config`.

### **3.1.6 UART**

Function `adi_uart_FlushRxChannel`, transfer mode field is reset for the next reception buffer submission to be performed.

Function `adi_uart_GetTxBuffer` could block code execution because of a missing post semaphore request.

Make sure UART non-blocking transmission works fine when no callback function is registered.

Improve the way the UART driver handles FIFO timeouts.

Add support to fully drain the Rx FIFO when the Rx interrupt is being serviced.

### **3.1.7 Vector Table**

Added support for vector table relocation in SRAM.



## 4 Release Notes for ADuCM4x50 Device Family Pack 3.1.2

### 4.1 Differences between version 3.1.2 and prior versions

#### 4.1.1 Silicon Revision

Project CMSIS Pack Component Manager has been extended with a *Silicon Revision* component which allows to select the targeted ADuCM4x50 silicon revision: 0.0. or 0.1. This helps automatically enabling silicon revision specific software parts, such as a software work around for an anomaly, e.g. software modification identified as MSKUV-290.

Defined as a variant, the *Silicon Revision* component declares a macro in the RTE\_Components.h file: ADUCM4050\_SI\_REV, with a value reflecting the ADuCM4x50 silicon revision selected.

#### 4.1.2 GPIO

GPIO driver API extended with `adi_gpio_GroupInterruptPolarityEnable` to determine if the interrupts are generated on the rising or falling edge of the corresponding GPIO pin.

#### 4.1.3 PWR Driver

The following functions have been removed from the power driver

```
ADI_PWR_RESULT adi_pwr_EnableLFXTALRobustMode(const bool bEnable);  
ADI_PWR_RESULT adi_pwr_SetLFXTALRobustModeLoad(const ADI_PWR_LFXTAL_LOAD eLoad);
```

#### 4.1.4 RTC Driver

RTC driver modified to eliminate the risk of counter overflows.

##### **Snapshots and coherent counter read accesses**

Coherent counter read access is implemented using software snapshots. This means using SNAP0, SNAP1 and SNAP2 registers. As a result, there's a risk of interference between Input Capture Channel 0 and `adi_rtc_GetCount` because they both store time information in SNAP0, SNAP1 and SNAP2. This is RTC1 only.

Software work around for anomaly 2100023, an anomaly that can impact RTC registers read accesses on ADuCM4050 si. rev. 0.0 only.

This software work around

- Automatically enable when silicon revision is set to 0.0.  
It can be disabled though by defining a macro in a project, `WA_21000023`, with value 0.
- Automatically disabled when silicon revision is set to 0.1 since the anomaly doesn't exist in this revision.

### **❗ Snapshots through RTC1 Input Capture Channel 0**

The work around for anomaly 21000023 - Silicon Revision 0.0 - uses SNAP0, SNAP1 and SNAP2 registers. This means using SNAP0, SNAP1 and SNAP2 registers. As a result, there's a risk of interference between Input Capture Channel 0 and `adi_rtc_GetCount` because they both store time information in SNAP0, SNAP1 and SNAP2. This is RTC1 only.

#### **4.1.5 RTOS**

The RTOS mapping has been extended with Micrium  $\mu$ C/OS-II.

#### **4.1.6 UART Driver**

UART driver updated for PIO Rx transfers to support all the FIFO trigger levels. (Previous versions supported 1-byte but not 4-byte/8-byte/14-byte.)

A minor change was required in `adi_uart_SetRxFifoTriggerLevel` for this modification: the `hDevice` parameter cannot be constant anymore as the Rx FIFO trigger level must be recorded.

#### **ADuCM4x50 DFP 3.1.2**

```
ADI_UART_RESULT adi_uart_SetRxFifoTriggerLevel(
    ADI_UART_HANDLE const hDevice,
    ADI_UART_TRIG_LEVEL const eTriglevel
);
```

#### **ADuCM4x50 DFP 3.1.0**

```
ADI_UART_RESULT adi_uart_SetRxFifoTriggerLevel(
    ADI_UART_CONST_HANDLE const hDevice,
    ADI_UART_TRIG_LEVEL const eTriglevel
);
```

# 5 Release Notes for ADuCM4x50 Device Family Pack 3.1.0

## 5.1 Differences between version 3.1.0 and prior versions

The main changes in version 3.1.0 is the extended support for IAR Embedded Workbench.

- ADuCM4x50\_DFP\3.1.0\ARM\config now includes material to fully support ADuCM4x50 in CMSIS Pack, e.g. ICF files, DDF files, flash programmer. This allows a better integration of new CMSIS packs with these resources not depending on the IAR Embedded Workbench tool kit, as in previous release.
- Source for building the flash programmer used by IAR available in ADuCM4x50\_DFP\3.1.0\ARM\src\flashloader\AnalogDevices\FlashADuCM4050.
- New flash programmer.

This version now requires IAR Embedded Workbench for ARM 8.20.1 or later.

A cycle count component has been added to help evaluating the number of cycles executed by portions of code.

## 5.2 Required Software

### 5.2.1 Keil uVision

To use this ADuCM4x50 Device Family Pack with Keil uVision , you must first obtain and install:

- Keil uVision MDK v5.22 or later with ARM Compiler version 1.1.0 or later;
- Segger J-Link LITE v5.10p or later.

Install the Keil software first, then install the Segger J-Link LITE software.

### 5.2.2 CrossCore Embedded Studio

To use this ADuCM4x50 Device Family Pack with CrossCore Embedded Studio, you must first obtain and install:

- CrossCore Embedded Studio 2.7.0 or later.

### 5.2.3 IAR Embedded Workbench

To use this ADuCM4x50 Device Family Pack with IAR Embedded Workbench, you must first obtain and install:

- IAR Embedded Workbench for ARM 8.20.1 or later.

## 5.3 Release Testing

### 5.3.1 Keil uVision

This ADuCM4x50 Device Family Pack has been tested with

<b>EZ-KIT</b>	<b>Emulator</b>
ADuCM4050 LFCSP EZ-KIT version 1.0 BOM Rev 1.2	J-Link Lite
	CMSIS-DAP
EV-COG-AD4050LZ	CMSIS-DAP

### 5.3.2 CrossCore Embedded Studio

This ADuCM4x50 Device Family Pack has been tested with

<b>EZ-KIT</b>	<b>Emulator</b>
ADuCM4050 LFCSP EZ-KIT version 1.0 BOM Rev 1.2	ICE-2000

### 5.3.3 IAR Embedded Workbench

This ADuCM4x50 Device Family Pack has been tested with

<b>EZ-KIT</b>	<b>Emulator</b>
ADuCM4050 LFCSP EZ-KIT version 1.0 BOM Rev 1.2	J-Link Lite
	CMSIS-DAP
EV-COG-AD4050LZ	CMSIS-DAP

### 5.3.4 License Checking

Use of ADuCM4x50 Device Family Pack software is subject to the Software License Agreement presented during installation.

The details of this Software License Agreement can be found in the CMSIS pack installation directory, in AnalogDevices\ADuCM4x50\_DFP\3.1.0\License.

## 5.4 Release Content

This release contains the following sets of components:

- Source files for the ADuCM4x50 device family drivers. These components are authored by Analog Devices, for use on the ADuCM4x50 processor.
- Toolchain support. These components are authored by Analog Devices, and are installed into the toolchain to configure it to recognize the ADuCM4x50 processor family.
- Templates to create ADuCM4x50 projects. When creating a new project, the release includes a no-OS and a ucos3 project template which add the appropriate macro definitions, include paths and sources to support the ADuCM4x50 processors.
- Additional utilities. These components are authored by Analog Devices, and assist in the generation of applications for the ADuCM4x50 processor family.
- Documentation.

### 5.4.1 Source files for device family drivers

*ADuCM4x50*.h	Device descriptions and macro files
System	Source and include files
Startup	Source and include files

Various peripheral device driver sources and include files in “Source” and “Include” directories.

### 5.4.2 Location

The ADuCM4x50 Device Family Pack 3.1.0 will be installed into the CMSIS pack directory for the targeted development environment:

<b>Keil uVision</b>	<keil_root>\ARM\PACK\AnalogDevices\ADuCM4x50_DFP\3.1.0
---------------------	--

<b>CCES</b>	<cces_root>\ARM\PACK\AnalogDevices\ADuCM4x50_DFP\3.1.0
<b>IAR Embedded Workbench</b>	<iar_packrepo>\AnalogDevices\ADuCM4x50_DFP\3.1.0

with

- <keil\_root>
  - The location where Keil uVision is installed  
e.g. **C:\Keil\_v5**.
- <cces\_root>
  - The location where CrossCOre Embedded Studio is installed,  
e.g. **C:\Analog Devices\CrossCore Embedded Studio 2.7.0**.
- <iar\_packrepo>
  - The location where IAR Embedded Workbench installs CMSIS packs,  
e.g. **C:\Users\<windows\_username>\AppData\local\IAR Embedded Workbench\PackRepo**.

### 5.4.3 Device Driver Thread Safety

All Device Drivers are **not** thread-safe. They are re-entrant but not thread-safe. If an RTOS is present, then drivers will use the RTOS semaphores for implementing the blocking calls.

### 5.4.4 Contacting Technical Support

You can reach Analog Devices software and tools technical support in the following ways:

- Post your questions in the [software and development tools support community](#) at [EngineerZone<sup>®</sup>](#).
- E-mail your questions about processors and processor applications to [processor.support@analog.com](mailto:support@analog.com).
- For Greater China, Processors and DSP applications and processor questions can be sent to: [processor.china@analog.com](mailto:processor.china@analog.com).
- Submit your questions to technical support directly via <http://www.analog.com/support>.
- Contact your [Analog Devices sales office](#) or authorized distributor.

### 5.4.5 Examples

This ADuCM4x50 Device Family Pack comes with a very simple example which requires multiple drivers (DMA, UART, Power)

#### Examples for drivers

1.	HelloWorld	<ul style="list-style-type: none"><li>• Demonstrate how to create a simple application that prints "Hello, world!".</li></ul>
----	------------	---

### 5.5 Known Issues

For the latest anomalies please consult our [Software and Tools Anomalies Search](#) page.